Catastrophic Faults in Reconfigurable Systolic Linear Arrays

نویسندگان

  • Roberto De Prisco
  • Alfredo De Santis
چکیده

In regular architectures of identical processing elements, a widely used technique to improve the reconngurability of the system consists of providing redundant processing elements and connections together with mechanisms of reconnguration. In this paper we consider linear arrays of processing elements, with unidirectional bypass links of length g. We study those sets of faulty processing elements, called catastrophic, which prevent the reconnguration. We show that the number of catastrophic faults of g elements is equal to the (g ? 1)-th Catalan number. We also provide algorithms to rank and unrank all catastrophic sets of g faults. Finally, we describe a linear time algorithm that generates all such sets of faults. Our results are useful to provide reliability estimates of linear arrays and for testing the behavior of reconnguration strategies in the presence of catastrophic faults.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Characterization of catastrophic faults in two-dimensional reconfigurable systolic arrays with unidirectional links

The catastrophic fault pattern is a pattern of faults occurring at strategic locations that may render a system unusable regardless of its component redundancy and of its reconfiguration capabilities. In this paper, we extend the characterization of catastrophic fault patterns known for linear arrays to two-dimensional VLSI arrays in which all links are unidirectional. We determine the minimum ...

متن کامل

Fault-Tolerant Systolic Array Design With Partially- Reconfigurable FPGAs

Partial dynamic reconfiguration, PDR, is an important feature of modern reconfigurable architectures such as the Xilinx Virtex FPGA devices. In this paper we focus on the application of PDR to fault-tolerant systolic arrays in one dimension. Single as well as multiple faults in one or more array processing elements, PEs, are considered. In our approach modular redundancy is not used and the goa...

متن کامل

Internationales Begegnungs-und Forschungszentrum Für Informatik

s of Talks JÜRGEN BECKER The Impact of Reconfigurable Hardware Platforms on the Overhead of Parallelism NEIL W. BERGMANN Identifying Characteristics of Algorithms Which Make Them Suitable for Reconfigurable Computing Implementations GORDON BREBNER Dynamically Reconfigurable FPGAs GORDON BREBNER Soft Circuitry KARL-HEINZ BRENNER Technologies for Realizing Dynamically Reconfigurable Optical Inter...

متن کامل

Diastolic Arrays : Throughput - Driven

In this thesis, we propose a new reconfigurable computer substrate: diastolic arrays. Diastolic arrays are arrays of processing elements that communicate exclusively through First-In First-Out (FIFO) queues, and provide hardware support to guarantee bandwidth and buffer space for all data transfers. FIFO control implies that a module idles if its input FIFOs are empty, and stalls if its output ...

متن کامل

Catastrophic Fault Recovery with Self-Reconfigurable Chips

Mission critical systems typically employ multistring redundancy to cope with possible hardware failure. Such systems are only as fault tolerant as there are many redundant strings. Once a particular critical component exhausts its redundant spares, the multi-string architecture cannot tolerate any further hardware failure. This paper aims at addressing such catastrophic faults through the use ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:
  • Discrete Applied Mathematics

دوره 75  شماره 

صفحات  -

تاریخ انتشار 1997